Generating hardware assertion checkers: for hardware verification, emulation, post-fabrication debugging and on-line monitoring

Free Download

Authors:

ISBN: 9781402085857, 1402085850

Size: 5 MB (5241964 bytes)

Pages: 288/288

File format:

Language:

Publishing Year:

Marc Boulé, Zeljko Zilic9781402085857, 1402085850

Assertion-based design is a powerful new paradigm that is facilitating quality improvement in electronic design. Assertions are statements used to describe properties of the design (I.e., design intent), that can be included to actively check correctness throughout the design cycle and even the lifecycle of the product. With the appearance of two new languages, PSL and SVA, assertions have already started to improve verification quality and productivity.

This is the first book that presents an “under-the-hood” view of generating assertion checkers, and as such provides a unique and consistent perspective on employing assertions in major areas, such as: specification, verification, debugging, on-line monitoring and design quality improvement.

Reviews

There are no reviews yet.

Be the first to review “Generating hardware assertion checkers: for hardware verification, emulation, post-fabrication debugging and on-line monitoring”
Shopping Cart
Scroll to Top