Digital frequency synthesis demystified: DDS and fractional-N PLLs

Free Download

Authors:

ISBN: 9781878707475, 1-878707-47-7

Size: 5 MB (5043657 bytes)

Pages: 355/355

File format:

Language:

Publishing Year:

Category:

Bar-Giora Goldberg9781878707475, 1-878707-47-7

Digital frequency synthesis is used in modern wireless and communications technologies such as radar, cellular telephony, satellite communications, electronic imaging, and spectroscopy. This is book is a comprehensive overview of digital frequency synthesis theory and applications, with a particular emphasis on the latest approaches using fractional-N phase-locked loop technology. The design tools in the accompany CD allow readers to work through the examples in this book for a realistic simulation of actual design using digital frequency synthesis.· In-depth coverage of modern digital implementations of frequency synthesis architectures· Numerous design examples drawn from actual engineering projects· The accompanying CD includes digital frequency synthesis design tools and an electronic version of the book

Table of contents :
Cover……Page 1
Title Page……Page 2
Copyright……Page 3
Acknowledgments……Page 4
Table of Contents……Page 6
Foreword……Page 10
Preface……Page 12
Symbols……Page 16
Introduction and Definitions……Page 18
Synthesizer Parameters……Page 22
Frequency resolution……Page 23
Switching speed……Page 24
Phase-continuous switching……Page 25
Harmonics……Page 26
Phase noise……Page 27
Review of Synthesis Techniques……Page 30
Phase-locked loop……Page 31
First-order loop……Page 34
Second-order loop……Page 36
Direct analog synthesis……Page 38
Direct digital synthesis……Page 43
Basic theory……Page 44
DDS concepts……Page 46
DDS parameters……Page 49
Comparative Analysis……Page 52
Conclusion……Page 54
References……Page 55
Multiplying and Dividing……Page 56
Phase Noise……Page 59
Spurious and Phase Noise in PLL……Page 66
Noise in oscillators……Page 68
Noise in phase detectors……Page 69
Mixing and Filtering……Page 70
Frequency Planning……Page 72
References……Page 73
Switching Speed……Page 74
Phase Noise……Page 78
FM noise……Page 79
Delay line discriminator……Page 80
Phase Continuity……Page 83
Spurious Signals (Especially DDS)……Page 84
Step Size……Page 86
Conclusion……Page 87
References……Page 88
4 DDS General Architecture……Page 90
Digital Modulators and Signal Reconstruction……Page 92
Pulse Output DDS of the First Order……Page 99
Pulse Output DDS of the Second Order……Page 104
Standard DDS……Page 106
Binary-coded decimal DDS……Page 117
Randomization……Page 122
Wheatley procedure……Page 123
Randomizing sine output……Page 125
Digitized model……Page 126
Modulation……Page 137
Very high-speed direct digital synthesizer……Page 145
Medium-speed direct digital synthesizer……Page 146
Phase noise……Page 150
Sample-and-Hold Devices……Page 151
Single-Bit DDS Revisited……Page 152
Arbitrary Wave form Generators……Page 155
Digital Chirp DDS……Page 157
Appendix 4A DDS Applications……Page 158
Appendix 4B DDS—Spectra and the Time Domain……Page 160
Appendix 4C Sampling Theorem……Page 174
Appendix 4D – The effect of phase noise on the data conversion devices……Page 176
References……Page 177
5 Phase-Locked Loop Synthesizers……Page 180
Main Components of PLL Synthesis……Page 181
Voltage controlled oscillators……Page 182
Analog phase detector……Page 185
Digital phase detector 1……Page 189
Digital phase detector 2……Page 192
Digital phase detector 3……Page 193
Digital/analog phase detector 4……Page 194
Dividers……Page 197
Performance Evaluation……Page 201
Wireless PLL ASIC Configuration……Page 215
Fractional-N Synthesizers……Page 218
Fractional-N synthesis of the first order……Page 221
Fractional-N synthesis of the second order……Page 233
Fractional-N Synthesis of the third order……Page 237
DDS-Based PLL……Page 241
Speed up……Page 243
Single-Chip PLL Synthesis……Page 244
Conclusion……Page 247
References……Page 252
Binary Accumulators……Page 254
Decimal Accumulators……Page 262
Interface to ROM……Page 263
Phase Adder and Accumulator Segmentation……Page 265
References……Page 267
7 Lookup Table and Sine ROM Compression……Page 268
ROM Algorithm……Page 269
Quadrant Compression……Page 273
Compression Principles……Page 276
Direct Taylor Approximation……Page 277
Hutchison Algorithm……Page 279
Sunderland Algorithm……Page 283
Variations and Randomization……Page 286
Auxiliary Function ROM Approximation……Page 288
Spurious signal analysis……Page 291
Coordinate Transformation (CORDIC)……Page 292
Other Methods……Page 295
Conclusion……Page 296
References……Page 297
8 Digital-to-Analog Converters……Page 298
DAC Performance Evaluation……Page 299
DAC Principles of Operation……Page 302
Resolution……Page 309
Rise, fall, and settling times……Page 310
Integral nonlinearity……Page 311
Glitch energy……Page 312
Low-speed operation……Page 313
Very high-speed operation……Page 315
Multiplexing……Page 316
References……Page 320
Synthesizers in Use……Page 322
Hewlett-Packard 3325B……Page 323
Program Test Sources 310……Page 324
General specifications……Page 325
Stanford Research DS345……Page 326
Reference Generators……Page 330
General review……Page 331
Crystal oscillators……Page 333
References……Page 336
Tierney, Rader, and Gold Article……Page 338
Description of Files on CDROM……Page 339
Index……Page 350
More Great Books from LLH Technology Publishing……Page 354

Reviews

There are no reviews yet.

Be the first to review “Digital frequency synthesis demystified: DDS and fractional-N PLLs”
Shopping Cart
Scroll to Top