Static timing analysis for nanometer designs: a practical approach

Rakesh Chadha, J. Bhasker (auth.)9780387938196, 0387938192, 0387938206, 9780387938202

Static Timing Analysis for Nanometer Designs: A Practical Approach is a reference for both beginners as well as professionals working in the area of static timing analysis for semiconductors. This book provides a blend of underlying theoretical background and in-depth coverage of timing verification using static timing analysis. The relevant topics such as cell and interconnect modeling, timing calculation, and crosstalk, which can impact the timing of a nanometer design are covered in detail. Timing checks at various process, environment, and interconnect corners, including on-chip variations, are explained in detail. Verification of hierarchal building blocks, full chip, including timing verification of special IO interfaces are covered in detail. Appendices provide complete coverage of SDC, SDF, and SPEF formats.

This book is written for professionals working in the area of chip design, timing verification of ASICs and also for graduate students specializing in logic and chip design. Professionals who are beginning to use static timing analysis or are already well-versed in static timing analysis will find this book useful.

Static Timing Analysis for Nanometer Designs serves as a reference for a graduate course in chip design and as a text for a course in timing verification for working engineers.

Table of contents :
Front Matter….Pages 1-19
Introduction….Pages 1-14
STA Concepts….Pages 15-42
Standard Cell Library….Pages 43-100
Interconnect Parasitics….Pages 101-121
Delay Calculation….Pages 123-146
Crosstalk and Noise….Pages 147-177
Configuring the STA Environment….Pages 179-225
Timing Verification….Pages 227-316
Interface Analysis….Pages 317-363
Robust Verification….Pages 365-446
Back Matter….Pages 447-572